JPH0176642U - - Google Patents
Info
- Publication number
- JPH0176642U JPH0176642U JP1987170267U JP17026787U JPH0176642U JP H0176642 U JPH0176642 U JP H0176642U JP 1987170267 U JP1987170267 U JP 1987170267U JP 17026787 U JP17026787 U JP 17026787U JP H0176642 U JPH0176642 U JP H0176642U
- Authority
- JP
- Japan
- Prior art keywords
- memory
- access
- circuit
- multiple users
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Multi Processors (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1987170267U JPH0176642U (en]) | 1987-11-07 | 1987-11-07 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1987170267U JPH0176642U (en]) | 1987-11-07 | 1987-11-07 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0176642U true JPH0176642U (en]) | 1989-05-24 |
Family
ID=31461062
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1987170267U Pending JPH0176642U (en]) | 1987-11-07 | 1987-11-07 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0176642U (en]) |
-
1987
- 1987-11-07 JP JP1987170267U patent/JPH0176642U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0176642U (en]) | ||
| JPH02116344U (en]) | ||
| JPS63168549U (en]) | ||
| JPH0426500U (en]) | ||
| JPH0482735U (en]) | ||
| JPH03107749U (en]) | ||
| JPH0374052U (en]) | ||
| JPS6348246U (en]) | ||
| JPS63139652U (en]) | ||
| JPH03107750U (en]) | ||
| JPS63159440U (en]) | ||
| JPH0181794U (en]) | ||
| JPS62112750U (en]) | ||
| JPH0415743U (en]) | ||
| JPH02121800U (en]) | ||
| JPS6030050U (ja) | デ−タメモリアクセス方式 | |
| JPS60148648U (ja) | デユアル・プロセツサ・システムにおける共有メモリの制御回路 | |
| JPS6057855U (ja) | デュアルｃｐｕ方式情報処理装置 | |
| JPH0321138U (en]) | ||
| JPH02143646U (en]) | ||
| JPS62121652U (en]) | ||
| JPH0293881U (en]) | ||
| JPS59118048U (ja) | 双方向ダイレクトメモリアクセス転送回路 | |
| JPS6316336U (en]) | ||
| JPS6392963U (en]) |